In this paper, we have studied and compared the RF performance metrics, unity gain frequency (f t ) and Noise Figure (NF) 
Introduction
Radio frequency (RF) integrated circuits in CMOS are developing a strong presence in the commercial world. For applications such as wireless LAN and Bluetooth, they are dominant, and in areas such as GSM cellular transceivers and GPS receivers, they are making inroads [1] . As the devices were scaled down, around the quarter micron (0.25µm) regime novel device structures such as halo (pocket) implantation, super steep retrograde channel (SSRC) profile and ultra shallow LDD junction were proposed to mitigate the short channel effects (SCE) [2] - [8] . However, halo implant can also result in degradation of drive current under certain conditions [9] . Since, the doping concentration in the halo region becomes very high for sub-100nm gate lengths, it is not clear whether there will be any significant performance enhancement especially with respect to unity gain frequency (f t ) and noise figure (NF). For analog/RF applications f t and NF are two important metrics [10] .
In this study, we have compared the non-uniformly doped channel MOSFET performance with the uniformly doped channel MOSFET in terms of these RF metrics.
Next section deals with the simulation methodology and gives details of the devices used in the simulation. In section 3, we discuss the results related to f t and in section 4, the results related to NF. Finally we conclude by summarising the results.
Simulation Methodology
All the simulations are done using ISE-TCAD simulator. The transistors are defined using process simulation (DIOS). We have used the disposable spacer technique to control the short channel effect. NMOSFETs with poly gate length of 90nm, 0.12µm, 0.18µm and 0.25µm have been studied to compare and contrast the trends at different technology nodes. The gate oxide thickness, supply voltage (V DD ), and gate bias (V GS ) at different technology nodes are given in All the transistors in this study are designed to have I OF F =1nA. Two different sets of transistors are studied in this paper. One set of transistors uses pocket halo and super steep retrograde channel (will be referred to as set I). Another set of devices does not use halo and SSRC (will be referred to as set II). Both the set of devices are identical in all other aspects. I OF F constraint is met in set I by adjusting the pocket halo dose. In set II, the substrate doping concentration is adjusted to get the required I OF F . Fig.  1 shows the lateral doping profile in the channel of 90nm transistors, for both set I and set II. The doping profile is taken along a cut-line, 100Å below Si-SiO 2 interface. The two halo peaks are very evident in fig. 1 . Also, it is obvious from fig. 1 that the doping in the channel is uniform for the set II devices. DESSIS device simulator was used to extract f t , G m , mobility, threshold voltage, sub-threshold slope of devices and current noise spectrum at the terminals of the MOSFET. The physics section of the DESSIS includes the appropriate models for band to band tunneling, quantization of inversion layer charge, doping dependency of mobility, effect of high and normal electric fields on mobility, and velocity saturation. All the simulations are done at the 2D level and the results discussed in the paper are for transistor width of 1µm except noise figure related results wherein width of the transistor is varied.
The bias voltages are V DS = V DD and V GS = V DD /2 for respective technologies (refer table. 1). Bias voltages are chosen to keep the devices in strong inversion and saturation, and to give maximum dynamic range. The standard AC simulations are done by applying a small signal at the gate, over a range of frequencies and the frequency at which | y21 y11 | equals to 1, is taken as f t [11] . Noise analysis was also done in DESSIS simulator for the same circuit setup and bias voltages. Source impedance (Z S ) of 50Ω (purely resistive) is assumed in order to calculate the noise figure. We can understand this behaviour if we look at the transfer characteristics of these devices. The unity current gain frequency (f t ) obtained from Y parameters can be given in terms of device parameters [12] 
Unity Gain Frequency
where g m is transconductance, and C gg is total gate input capacitance. C gg is the sum of gate to source intrinsic capacitance, overlap capacitance and fringing capacitance. It can be noticed from the above figure that at 90nm gate length set II devices give better I d − V g characteristics than the set I devices. The very high halo dose at sub-100nm gate length results in degraded sub-threshold slope and mobility. This in turn results in better transconductance. Fig. 4 shows the transconductance of the 90nm and 0.25µm devices as a function of V GS and fig. 5 shows the values of the g m at different technologies, for set I and set II devices. All these devices have I OF F =1nA. It is also interesting to see that in fig. 2 , f t of the set I devices does not increase monotonically and it is discussed in detail in [13] . Table. 2 gives the values of g m and subthreshold slopes at two different gate lengths both for set I and set II devices, having I OF F =1nA. Even though the results are shown only for I OF F =1nA, the trend is same for I OF F =10pA to 100nA. In summary, halo based devices are better at 0.25µm gate lengths whereas uniformly doped channel devices give higher f t in 90nm devices. Table 2 . Table showing 
Noise Figure
In order to calculate the noise figure the following formula was used [14] - [15] N F = 1 + 1
where S I S is the current noise spectrum of the noisy source admittance and is given by, S I gg and S I dd are the current noise spectrum at the gate and drain terminals respectively, S I dg is the cross-correlation current noise spectra between the drain and gate terminals, Y gg and Y dg are the respective admittance(Y) parameters. Fig. 6 shows the noise figure versus transistor width plot of 90nm devices, for both set I and set II.
We can notice for any given width, set II devices perform better. But at 0.25µm gate length the reverse is true and it is evident from the fig. 7 . At 90nm gate length, set I devices due to their degraded transconductance (Fig. 5) produces higher S I gg and α than set II devices. Therefore, as per equation (2), set I devices at 90nm gatelength result in higher NF.
Conclusion
We have compared the RF performance metrics, unity gain frequency and noise figure of the devices which used halo and SSRC implantation and the devices which used a uniform channel doping. We have shown that at 90nm gate length, the uniformly doped channel devices perform better than the halo-SSRC based devices in terms of these RF metrics. This is due to the fact that a very high halo doping concentration in the pocket halo regions results in worse sub-threshold slope and mobility, which inturn gives rise to degraded transconductance. 
